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BASIC DESIGN OF MOSFET,
FOUR-PHASE, DIGITAL
INTEGRATED CIRCUITS
by Earl M. Worstell, Jr.

Abstract
MOSFET is defined as metal oxide semiconductor field-effect transistor.

The integrated circuit design relates strictly to logic and switch-

ing circuits rather than linear circuits.
The design of MOS circuits is primarily one of charge and discharge
of stray capacitance through MOSFETS used as switches and active loads.
To better take advantage of the possibilities of MOS technology, fourphase (4¢) circuitry is developed.

It offers higher speeds and lower

power while permitting higher circuit density than does static or twophase (2cj>) logic.
Equations are developed that apply directly to the design of fourphase logic along with examples of circuitry that show their use.

The

most unique of these is the equation for discharge through two or more
MOSFETS in series from a saturated condition.

The effects of stray

capacitance on circuit performance are explained.

Methods for· ovE•r-

corning deleter'ious effects and taking advantage of h::!!pfLd
discussed and solved.

The main effect is that of discharge

c:iflJCt:;
o~

i1r.·

U.e

stored charge on a logic node through the gate to source overlap
capacitance when a phase clock returns to ground.
In all, a complete method for designing 4¢ circuitry is developed
and explained in appropriate examples.
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Chapter I
Introduction
MOSFET, metal oxide semiconductor field-effect transistor, integrated circuit technology has not existed long enough to have a wealth
of circuit design technology available to anyone that might wish to
become acquainted with the practices of industry.

In fact, the practices

of industry itself are not clearly presented or available to most persons
desiring information.

Only a scattered few articles on circuit design

are available in the literature and these are usually very superficial
due to the limited background of most readers.

Most MOSFET literature

has been in the area of processing and single device physics, stabilization of the oxide surface states and mobility.
The purpose of this thesis is to develop a state-of-the-art design
procedure for four-phase (4¢) circuits which are currently only beginning
to appear on the commercial market.

Enough background and supplementary

material is supplied to enable most readers with a rudimentary knowledge
of MOSFET technology to understand the design procedures without
constantly referring to outside papers.
The MOSFET circuit design book, MOSFET in Circuit Design by Robert H.
Crawford, will be used as a source for all equations used in this thesis. 1
"MOSFET wi 11 9enerally be shortened to MOS
11

11

Although MOS design technology is very

11

•

scarce~

made to reiterate the sum of all design rules.

no attempt will be

Only the

back~round

necessary for an understanding of the very special area which is
is presented.

dev::'l oped

Device fabrication and processing integrated circuits dre

usually the secrets of a particular commercial enterprise and are explained only as necessary to the understanding of the parameters used in
the design of a circuit.
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Review of the Literatu re
Only a very few papers have been publishe d on 4¢ design.

There have

been a number publishe d utilizin g 2¢ design or general design. 2 •3
A basic article on 4¢ design and comparison to 2¢ design, by Karp
and de Atley, gives the basic beginnings of MOS logic design and elementary switchin g theory. 4 It is a good paper for basic equation s and overall
theory, but oversim plificat ion leads to errors in their design procedures.
A notable example of this is their stateme nt that there is no need for the
devices in an inverte r to be differe nt sizes in a 4¢ MOS system. Most of
their conclusions are correct , but the amount of area saved and speed
increas e are exagger ated.

One circuit is given, a J-K Flip-Flo p, to

illustra te 4¢ MOS circuit ry, but several errors in either design or
printing will keep the circuit from ever operatin g. They also state
that time for dischar ge, or turn on time, is determined by the single
calcula tion in the saturate d region.

This is only a rough approximation.

It must also include the time spent dischar ging in the triode region.
One of the best reports on MOS Technology is the research report
published by the Air Force Avionic Laboratory. 5 The research was performed by the Microel ectronic s Division of Philco-Ford Corpora tion.

All

circuit development in this report must be careful ly conside red by the
individu al user. At best, the report gives a good starting point, but
the resuHs derived are charact eristic of the init·ial assu.npU .. ns um:
present very ili<rrow results especia lly in the realm of 4q) !·~0'3
ig1.
equatio ns.
There are two books dealing mainly with MOS technology. 1 •6 The book
by Crawford is general ly a more circuit s oriented approach and is a

4

general reference for this paper.

The other by Richman is mainly a device

oriented book and has excellent background material on theory of operation.
For earlier work on MOS devices and structures, the reader is referred to papers by H. K. J. Ihantola 7 and C. T. Sah 8 . Most all important and pertinent references other than these are thoroughly referenced
in the two previously described books and in most cases are listed by both.
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Chapter II
Background of MOS Fabrication and Parameters
This chapter deals with the rudiments of basic MOS fabrication only
as background to help explain their operation and not as a help for actual
device production.
The equations and relationships presented are taken from Crawford
(Reference I) and are not proven.

Others have derived equations govern-

ing the operation of the MOSFET and have come up with similar results.
The differences mainly being slight additions that make the equations
more nearly exact curve fits of the characteristic curves, but which do
not make significant contributions to the actual practical design of integrated circuits.
Fabrication
The MOSFET has a basic construction in integrated circuits as shown.
P-channel enhancement MOSFETS are generally used because they are easiest
to fabricate.

The reason lies in the ease of consistent reproduction of

the threshold voltage VT.

Threshold voltage may be expressed as

where

= effective surface-state charge density per unit area
bulk charge per unit area associated with the channel
depletion region
C

= capacitance of the gate to channel per unit area.

6

The bulk charge Q0 is positive for P-channel MOSFETS and negative
for N-channel MOSFETS. For typical MOSFET starting material, 4-5 ohm-em
substrate resistivity , the Q55 and Q0 terms are approximately equal. This
means that very good process control is required to maintain a constant
VT with N-channel MOSFETS, since Q55 and Q0 subtract in the equation for
However, in P-channel MOSFETS the terms add, making P-channel MOSFETS

VT.

much easier to fabricate with a relatively constant threshold voltage.
By use of a lower substrate resistivity starting material, 1-2 ohm-em,
N-channel MOSFETS may be made with 5ome reproducib ility.

High back gate

bias effects make them unacceptable for MOS circuit design.

Gate Al

Al

Al
Thick
Oxide

N-type
silicon
substrate

Source

Drain
Gate
Oxide
Figure 1

Cross Section of a MOSFET

The above figure is used for illustratio n only and is not dravm to scale.
The

followir:~J

dimensions show typical MOSFET size.
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N-TYPE SILICON
N

STARTING MATERIAL

(a)

OXIDE REMOVAL TO EXPOSE
THE GATE AND CONTACT REGIONS

(f) 2nd
0

5500 A \

0

1200 A........-----,...------.

t------------ -t-Si0 2
N
(b)

N

GROW DIFFUSION
OXIDE MASK

[

(g) GROW GATE OXIDE

J

N

OXIDE REMOVAL TO
EXPOSE DIFFUSED AREAS

(c) 1st

N

OXIDE REMOVAL
CONTACT REGIONS

{h) 3rd

L' p-~ fJ
p

(d)

12,000
14

BORON DIFFUSION TO FORM
DRAIN-SOURCE REGIONS

N

{i) ALUMINUM METALLIZATION

~0

~~oo A ~---------....,
Si0 2

Figure 2
MOSFET Fabrication Technique

N

(e) GROW THICK OXIDE
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Source and drain
0

Thick Oxide= 10,000 A

P+ Diffusions
Depth
Width

= 2200 A
= 0.3 mil min

Gate Oxide
Depth
Width

= 1000 A
= 0. 3 mil min

Al

0

Substr ate Resist ivity 2-6 n em

0

0

= 7000 A
= 0.4 mil min

Depth
Width

Diffusion Sheet Resistance =
50-150 rl/o

Slice Thickness
Table 1
Typical MOSFET Dimensions

Operation
This is approximately the standa rd fabric ation used throughout industry now for what is termed as a thick oxide proces s. The operat ion is as
follows for the above struct ure, a P-channel enhancement mode transi stor.
The gate, includ ing the gate oxide and the gate metal, contro ls the charge
in the channel, where the channel is the substr ate surfac e between the
source and drain.

As a negative voltage is applied to the gate, free

electro ns in the N-type silicon are repelle d until the surfac e is essentially deplete d. Then a furthe r increa se in the gate bias attract~ posi
tive holes to the surfac e finally inverti ng the channel from N-type to
P-type mater·i a1 .
If a voltage is applied between drain and source , a curren t v-lill flow
from the dr~in to the source across the P-channel. The inverte d layer
extends all the way across the channel for low values of drain voltag e
and, theref ore, the curren t is determined by the gate voltag e and the

9

drain voltage.

However, for a constant gate voltage the drain current

finally becomes saturated with increasing drain voltage.

The drain

current produces an IR drop that opposes the field produced by the gate
such that an inversion layer may no longer be formed.
tions, the channel

11

Under these condi-

pinches off 11 and the current saturates at this level,

essentially independent of the drain voltage.

The pinch-off voltage is

a very important parameter in designing MOS circuits and will be called
the threshold voltage and labeled VT.
Characteri stic curves of the previous situation follow:
V0 (volts)
15
10
5
VG-VT=-1 - - - - - - - - - - - - - : / 1 1 1
(volts) - 2 -

0

-3-----~
100

-4
10 (wamp)
-5

200

Figure 3a
Characteri stic Curve of a Typical P-Channel MOSFET

Figure 3b
Reference for Characteri stics in 3a
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Equations and Relationships
Standard equations relating these characteristics are separated into
two regions.

The first region called the triode region defines the curve

before saturation and is the area in which drain current is determined by
both gate and drain voltages.

The second region is the saturation region

and is the area in which drain current is determined only by gate voltage.
The separation of the two regions is given by the equation:

Greater gate voltages force entry into the triode region while an
increase in drain voltage causes saturation to be reached.

The drain

current in the triode region is given by 1
l.

In the saturation region, the drain current is given by
2.

In both of these equations
3.

Where W/L is the width to length ratio of the channel
permittivity of the gate oxide,

l.l

p

oxi~2.

r 0 x is the

is the mobility of the minority

carriers (holes) in the silicon, and is the thickness of the gate oxide.
I 0 is drain current.
VG is the gate bias with respect to the source.

n
v0 is the drain bias with respect to the source.
VT is the threshold or pinch-off voltage with source and substrate
connected.
These two equations for drain current will form the basis for the 4¢
design to be developed.
One other parameter that will be useful is the transconductance and is
defined as

4.
Differentiatin g the equation for the current in the saturation region
yields
gm

=

aI
___Q

5.

avG

Notice that the transconductance may be increased in two ways.
is by increasing the value of voltage VG.

The first

The second is by increasing the

value of S which, as can be seen by equation 3, is proportional to W/L
or the width to length ratio of the transistor.
these are varied to give the desired result.

In practice, both of

The size of the MOSFET,

however, is the single most important variable in design and
widely within a single integrated circuit.

m~y

vary

Unlike discrete design where

a designer may have only a few size devices available, the MOS design2r
has at his command almost any size device he wishes excluding those too
small to process and those so 1arge that the area consumed is prohi bi ti ve .,
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Chapter II I
Basic Design Theory
MOS integrated circuits are made possible only by the improved techl

hology of silicon preparation and diffused transistors.

These circuits

are pursued because of their simple construction and LSI (large scale
integration) possibilities. Miniaturization is now the key word to success
in all electronic fields and especially logic fields.

Users are demand-

ing more and more functions in less space with each succeeding request.
Presently the majority of MOS design work is being done in the logic
fields since MOS enhancement mode transistors are ideally suited for
boolean logic.

They have a definite logic •1• voltage below which they

will not operate, and the logic zero level is well suited to be the
ground level available in MOS logic.
MOS integrated circuits have a number of advantages besides their
adaptability to boolean algebra.

The process for forming the circuits

involves relatively few steps and thus improves the overall yield from a
slice of silicon.

The simplicity of the circuits, utilizing only MOS

devices either as transistors or as active 1oads makes poss i b1(~ a very
high device density such as 250 transistors in a 2500 mil 2 area, including
connections, to make a working circuit.

An area this size can be fanned

by a chip .05 x .05 inches.
The one major disadvantage of MOS circuits at the present t·ime is
their speed.

Experimental circuits may go to 10 MHz but most c·ircuits are

in the 500 KHZ to 2 MHz range, not a very impressive figure compared to
bipolar integrated circuits.
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The MOS as a device is inherently fast.

However, the manner in

which they are incorporated into circuit layouts decreases the operatina
speed of the circuit tremendously.
stray capacitance.

The main factor in this slowness is

This capacitance along with its direct effects deter-

mine the following reasons for slow MOS circuits from a competitive
standpoint:
1)

Stray capacitance loading the outputs.

2)

Overlap of coupling capacitances decreasing logic levels.

3)

Speed vs. size.

4)

Speed vs. power dissipation.

It is for these reasons that 4¢ logic among other types of special
MOS logic is being developed.

Four-phase is a way to get faster circuits

with very little additional effort.
Four-phase logic utilizes four clocks to switch a circuit instead of
the usual two.

Previous types of circuit design, 2¢ and D-C circuits, will

be explained and developed as a background for 4¢ operation.
Two-Phase and D-C Operation
Assume the configuration of Figure 4 for a simple 0-C logic inverter.
All voltages are taken with respect to the substrate which is grounded.
In Figure 4 there are two transistors, Ql is the load and Q2 s the driv•'i'.
Ql in this case is a saturated load since the drain and gate are at the
same potential, where saturation was defined as

v0

device transfers the input data to the output.

When IN is '0' Q2 is off

and Vout

=

~

VG- V1 .

(V 0D - VT) which will be called the logic 'l' level.

The lower

Now

when IN is at the '1 • level, usually the same magnitude as Vout' Q2 is
on, and most of the voltage will be dropped across the load Ql.

The

14

slight amount of voltage across Q2 will be termed the logic •o• level.

Now

we have the configuration giving a •o• output when the input is '1 • and
giving a '1' output when there is a •o• input.

Figure 4
D-C Logic Inverter
The two capacitors shown are straycapacitances of the circuit and
are always present.

They are useful and yet detrimental at the same time,

which will be explained shortly.

The driver device is generally made with

a W/L ratio 20 times as large as the load to get acceptable logic levels.
As the output capacitance charges during an input level of zero, the
gate to source voltage VGS becomes increasingly smaller until finally the
load transistor is shut off.

In the saturation region the current expression as given before wus
I

D

= .@.

2

15

Current through the capacitor CL is

Therefore,

or

J
v

t = ( 2C/S)

c
Let

T

= S(V _ V )
G

T

lt

d(V.
out >

[v

1

~

V

out

-

~]
V1

16

Substituting for

v1

and collecting terms forT,

V

out

=V

t/T
1 2+ t/T

6.

By this formula the speed of the capacitor charge from 10% to 90% is l7.78T
t0-90%- tQ-10%

=

18T - .22T

=

7.

17.78T

The value will be given by 18T from here on, being the value from 0 to 90%.
Now suppose that after CL has been charged, VDD is turned off and Vin
becomes a •1•.

Now we have the following condition:

Figure 5
Driver Discharge
The capacitor will now discharge through Q2 and the device will be first
in the saturated region and then as Vout decreases, it will enter the
triode region.

Vou t (initial) = V.1n

Saturation
Triode

<

v.1n

I'

'T

To make the above circuit a two-phase circuit, we have only to add phase
lines to the load gates.
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v.1n

Figure 6a
2¢ Dynamic Bit
VG is now a clocked phase voltage.

Note that there are now two individual

inverters; both turned on by different phase clocks, ¢1 and ¢2.

The total

of these two inverters comprises a simple storage bit of a shift register.
A typical timing diagram would look like the following:
0

¢1

._______,!

-2 7
0

¢2 __
vin

L___l

l___l

__r--2 7

[__

_j

L__i

~1-~-_j
- - - -0

-12

Figure 6b
Timing Sequence for Figure 5a

The output cannot change state until ¢2 either lets CL charge or

dischar~e

depending on the previous state of the output of the first stage.
The main operating principle of a two-phase circuit is to charge and
discharge the stray capacitive load by a voltage

divide~

action.

The in-

put formation is clocked through the first inverter during ¢1 and through

lR

the second inverter during ¢2.

The output need be true only after ¢2

goes off since it may still be changing states during ¢2.

Since it is

separated from the last stage inverter after ¢2 goes off, the output may
be read anytime during ¢1 and the dead time between ¢1 and ¢2.
The voltage divider action of a two-phase circuit has a number of
disadvantages.

The output capacitance has to be charged to a voltage

below the threshold voltage VT when the input is a logical '1 '.

This

generally means that for a favorable noise level the driver device must
be about 20 times as big as the load device as may be determined by setting
the load current equal to the driver current.

When the output is charged

to a high level during a logical zero input, the output capacitance and
the load size determine the speed of charging.

For very fast speeds, the

driver device becomes exhorbitantly large and defeats the purpose of
~~OS

LSI.

Two-phase circuits also provide a D-C path to ground which means

a relatively high power consumption.

So, the three main disadvantages

are power requirements, slow speed, and size.
Four Phase Circuitry and Operation
To overcome these disadvantages, 4¢ circuits are being introduced.
A circuit diagram of one configuration of a 4¢ circuit is shown in Figure
7 and is the type circuit that will be developed here.
that may be used are shown in Figure 9.

Other configurations

The circuits in FigurE 7 and

Figure 9 all have advantages and disadvantages over each other.

Most all

of them have three advantages over 2¢ circuits: (1) They generally may be
designed for higher speeds; (2) They use less power since there will be no
de path to ground; (3) They do not work on the voltage divider principle
and therefore' are smal·ler.
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¢1

J
$2

--1

J

I

v.1n _ _ j

--~

cp3

Figure 7
Basic 4¢ Bit
I

¢1~
¢2

'L-------1

¢3 - - - - - - - - - .

¢4 - - - - - - - - - ,

II
¢1

~'------'

LJ

¢2

-·-·---u

cp3

-----------,_j

cp4 ------

. . .__________. L ----·----_J
_j

Figure 8
4¢ Timing Sequence

--------Lr--
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I---

vout

~4~l
cp3

t
¢2

DD

l

VDD

vout

---1

V.-j
1n
-

l

VDD

l

-=
VDD

_Vout

¢2----1

v;n-1
¢1

¢3

Figure 9
Basic 4¢ Configurations
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Although the three circuit diagrams in Figure 9 are very similar,
the design and physical layouts may be radically different.

Also their

clocking schemes may be very different depending on the demands of the
designer and the situation.
The clocking system of the circuit in Figure 7 may be either of two
types (Figure 8).

These timing diagrams are different in that ¢1 and ¢2

overlap, and ¢3 and ¢4 overlap in the first sequence whereas they are
separate in the second sequence.

In some cases, it may be preferred that

the phases are all of the same time duration.

In the first sequence, this

would mean that the duration of ¢2 after ¢1, would be the same length as ¢1.
There are advantages to both schemes of clocking depending on customer
needs, availability of generators, and power requirements.
said that power in a four-phase circuit is all

A~

It should be

power and is directly

proportional to the frequency of operation.
8.

where C is the capacitance of all the gates to which a

¢

supplies voltage,

v00 is the voltage of the phase line, Vout is the output level, and f is
the frequency of operation.
In this design development, the circuits will be of the form of
Figure 7 or 9 and the clocking system will be of the form of Figure 3,
sequence I.
Giving the diagram of Figure 7 in detail wi 11 abo
stray capacitances.

sh·~'V'

.:.

fEw l!.vr~
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cpl

cp3

cl

I

Figure 10
4cp Bit Showing Stray Capacitance

Operation of a four-phase circuit will now be given.
signal Vin precedes or occurs during cp2, clock time.
at 1ogi c •1• l eve 1s are said to be 11 0n 11 •
same time.

The input

Clock cpl, and cp2

Phases 1 and 2 turn on at the

When cpl, cp2, cp3, cp4 are not on, they are at the ground level

logical •o• and are used as such.
Phase one turns on and charges
being

c1 .

and c4 , the main one of these

Both of these capacitors are charged only because ¢1, and ¢2

are on at the same time.

c1 ,

thE~

stage l, will charge or dischar·gc,

to ground which is the off state of ¢1.

c1 ,

c1 ,

stage 2.

t·verlapping

input kd;cl of v111

lo4ical •1• tlwn Q3 is also on, and c 1 and c 4 discharge

and charges

¢2 turns on Q2

This is an important aspect of

Now when ¢1 goes off and ¢2 is still on,

determines whether

c1 ,

When ¢1 turns on and charges

which lets ¢1 also charge c4 .
clocks.

c1

lf

v.111

th10Uyh Q~: ~.He; Q.;

When cp2 turns off ¢3 comes on

Phase three turns off, cp4 stays on, and since

stage 1, has discharged, Q6 is off, and c1 , stage 2, stays charged

23

to the previous level.

If V.1n had been a logical •o•, c1 stage 1, would
have remained charged during ¢2 and Q6 would have been turned on. With
this condition,

c1 ,

stage 2, would have discharged during

¢~

and the output

level would be •o•.
The 4¢ bit just described has a logical output of the same level as
the input.

The signal in has been delayed by one cycle, however, and a

string of these bits may be used as a delay line.

The same series of bits

may also be used as a shift register or as a storage register.

With modi-

fications, it may have any combination of serial in, parallel in, serial
out, parallel out operation of information read and write.

u
_j

u

v. - - - ln

A

u
_j-

¢2~-

¢3

Ll

.--------------- ------

u~----------------------

Figure 11
Timing Sequence of Figure 10
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The first stage of this shift register bit is of prime importance in
the design.

The basic inverter is the building block of all 4¢ circuits

and therefore must be analyzed carefully.

The first inverter stage of

Figure 10 will form the basis for this study.
Capacitance charge and discharge comprises the total sum of MOS
circuit design including 4¢ design.

c1

The inverter charge and discharge of

comprises the major portion of the design.

The rest of the capacitors

are included in the design only if they affect this concept.

The over-

lapping clocks serve to eliminate a major problem arising out of the
stray capacitance.
Assume that $2 did not turn on until after $1 had turned off.
off until ¢2 comes on.

Q2 is

The precharged level of c1 will now have to charge

the stray capacitance c4 if Vin is at the zero level.

This will decrease

the output level of Vout according to the following:

vc

1 ( fi na 1)

cl Vout

=c +c
4
1

Due to physical layout of an integrated circuit, c4 has a minimum attainable lower limit.

Now if an output of 10 volts is the precharged level of

v

, then c1 must be made at least 9 times larger thun c4 to
out
.
in output level of no more than 1 volt.
(.

vout (final)

9

=~out)9

c

c: + c4 = 9/10 vout (initial)

i n::ur·c a drop
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Added capacitance has two disadvantages.

It is added by increasing the

diffused lead size between Ql and Q2 which also increases the leakage
current, and added capacitance causes a decrease in the speed of the
inverter which may only be overcome by increasing the size of the devices
which also adds more capacitance to c4 .

Only by very excellent circuit

layout under special conditions may c4 be made a minimum value.
However, with overlapping clocks,

c4

is charged through Q2 by <Pl,

and there is no problem with the output level dropping due to the capacitance division of the voltage.
Another problem that might arise due to the overlapping clocks,
however, is a false turn on of Q3.
also charges

c8

and

c1

of Q3.

The same mechanism that charges c4

Since these capacitances are in series,

the charge will distribute equally between them, and there will be a
voltage division of Vc 4 such that

VC4 Cl
VC6 = c1 + C6

c1 in this case is analogous to c1 of the output and is a fairly large
capacitance relative to c6 .

c6

is a very small overlap capacitance.

CQ

may be a value around .016 pf while c1 is probably about .20 pf or greater.
The ratio now tUI"ns out to be

Now the highest voltage in the circuit V¢l will not exceed -27V, so -27V
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will be used as the worst case for vc 4 .
VCl

=

Assume also that VT

=

-4V.

-(.074) (27)V

= -2.0

>

VT

=

-4V

There is no chance of falsely turning Q3 on since the magnitude of the
threshold voltage VT would have to be exceeded.
The sizes of the capacitances in the above analysis are determined
by the layout on the semiconductor chip.

Therefore, good layout decreases

all the capacitances, yet still maintains the proper relative capacitance
sizes.

A working analysis of capacitance is given later in Chapter 3.

As said before, when non-overlapping clocks are used,
very small in comparison to
voltage level.

c1

c4

must be made

to avoid a serious drop in the output

An acceptable ratio may usually only be made by increasing

c1 after c4 is made as small as possible ·in a design. This, however, slows
the circuit down appreciably or necessitates the use of larger transistors.
Another solution to the problem is to insert a "pull-up" capacitor between
the gate of Q2 and the source of Q2 as shown in Figure 12.
¢1

¢1

Figure 12
4¢ Inverter Showing Added Pull-up Capacitor Cp
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The pull-up capacitor is relatively easy to incorporate in the circuit
and just entails a large thin-oxide overlap on the P region of the source
which is covered by ¢2.
With this circuit configuration, ¢2 will help charge c4 and thus
lessen the voltage drop of Vout· The voltage division is

Thus, the larger Cp is made, the higher the voltage level that c4 could
attain from ¢2. The circuit layout for Figure 12 is shown in Figure 13.
The only drawbacks are increased area for the layout and added
capacitance for the ¢2 clock to drive at the required speed.

A very

thorough analysis of this type of design is included in the Philco-Ford
research report No. 5. 5
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D
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Scale = 500X

Figure 13
Inverter Showing
Inclusion of
Pull-up Capacitor

Chapter IV
Transistor Size Theory
With the above background, the theory of charge and discharge of a
load capacitance will begin.

In MOS logic design charge and discharge

of capacitive loads and coupling capacitance determine the operation of
the entire circuit.
Capacitance along with transistor size determine the speed of operation, power dissipated, and logic levels within the circuit.
of capacitance and its distribution affect transistor size.

The amount
The sizes

of the transistors determine the charge and discharge times of the capacitance.

This chapter deals with determination of the proper size transis-

tors to produce a circuit that will operate at the desired frequency.
Charge of the Load
Since
~3,

4~

circuits operate on two sets of identical clocks ¢1, ¢2 and

¢4, in a symmetrical manner, al'l circuit calculations applying to one

set also applies to the other set.
of clocks.

Figure 14 shows operation from one set
~l

¢1
Figure 14
4¢ Dynamic Operation
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The operation of the circuit in Figure 14 involves only the charge and
discharge of the load capacitor CL.

The load transistor Ql charges CL

to a predetermined voltage level, and then when ¢1 returns to the ground
state, this voltage either stays constant or discharges, depending on the
Vin value.
The circuit for charging CL is shm.,n in Figure 15.
¢1

Figure 15
Charge of the Load Capacitance

As was shown in Chapter rti the charge time of this configuration from
the 10% to 90% points is given by
t 10-90% = 17. 78T

Therefore, to determine the proper si2.e MOSFET to charge a given load to
its 90% voltage level B is given by

6

=

lBC
t {VG - VT)

mhos/volt
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S may be made larger than this if a safety factor is needed for the charge
time.

If, however, the output voltage is not to be allowed to

go

to its

maximum voltage, then the original equation (eq. 6) must be used.

V

out

(t)

=V

t/T
max 2 + t/T

9.

or,

also

1
T-

2 vout
___~v~o-u-t~)

7
t"(v~m_a_x

10.

11.

This equation forB must be used to detennine the des1rr;d vahJc of
V
In thL~ ca:;e after B has been calculated, the r:1i~i~''Jm v:1u~~ of C
out·
.J.nd the mir.·hr!u:n V'll,;e of VT that are possible ai'e used to ~"t::ii gurc
V
The value of the highest output voltage possible is needed
out(max)·
to figure the discharge time when the data input is true. Herein lies
the most difficult part of the 4¢ design -- the discharge of the load
capacitance.
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Discharge of the Load
Discharge:

By One Transistor

First discharge through one transistor is considered and secondly
with two transistors in series.

Figure 5 shows discharge through one

transistor.

Figure 5
Driver Discharge

The discharge time of Vout through Q2 depends on

s or

MOSFET size and

the magnitudes of Vin' Vout and c2 . Depending on the magnitudes of Vout
and Vin' the MOSFET will be in either the triode region or the saturated
region.

The most time-consuming case will be that of a MOSFET in the

saturated region, considering that Vout is the same in both cases.

In

this case, the devic2 will follow a discharge path as shown in Figure 16.

Figure 16
Characteristic Curve Showing Discharge Path
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The discharge would start at Point 1 in the saturated region and
follow the !=constant line until Vout drops so low that Vout

<

VG - VT.

Then the discharge would be in the triode region for the remainder of
the time.
Discharge in the saturated region with a constant current is given
by:
12.

where C is the capacitance, B/2 (VG - VT) 2 is the constant current, and
~V

is the amount of the voltage drop to get into the triode region.

Since v0 : VG - VT for the triode region or Vout

~

VG - VT, then

6V = Vout (max) - (VG- VT).
After the MOSFET enters the triode region, the equations differ since
there is no longer a constant current source.

In this region,

dV out
)
..,, 2
C dt = B( VG - VT Vout - (B/21 V

f

~--II_,; {\I --

,)'

t ./ G

rv,G--~--v-T-

ln

dVout

v..l )vou t - 1/2 v2out

r (VG L

=

(~/C)

VT) - l/2 Vout]

Vout

J

dt

+ K=

[~/C]

t
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therefore

c

13.

Using this equation, the time required to go from 100% to 10% of the initial
voltage may be figured.

= (ln

l9)T

= 2.94T

100% to 10%

t

100% to 90%

t = (ln 1.22}T = .20T

14.

tgQ% tO lO% = 2.94T - .20T = 2.74T
Now the equation for the discharge 90% to 10% will be given by:

t

D=

2 Ct:.V

2.94 C

2 +---B( VG - V_T )
13 ( VG - VT)

15.

~

Saturation + Triode
period
period
~~.!:._i_e~--~i s~il-'=g_e_

The next case of discharge is the discharge through two MOSFETS in
series.
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Figure 17
Series Discharge

There are four cases possible in the discharge of this configuration.
1)

Ql saturated, Q2 saturated

2)

Ql saturated, Q2 unsaturated

3)

Ql unsaturated, Q2 saturated

4)

Ql unsaturated, Q2 unsaturated

All of these cases are dependent on the voltage levels of the inputs
and the voltage level of the output.

The first, second, and third cases

always revert to the fourth case in the latter stages of discharge.
The cases stated mathematically are given by
Case 1 V >

(v 2 -

VT)

Case 2 V < (v 2 - VT)

(Vout - V)

>

(v 1 -

V - VT)

(Vout -

V) > (v 1 - V - VT)

Case 3 V > (v 2

VT)

(Vout

V)

<

(vl

Case 4 V < (v 2

VT)

(Vout- V)

<

(v 1 - V- V1 )

V

Vr)

The voltages in these equations are defined by Figure 17.
As an example, the first of these will be evaluated with respect to
optimization.

From this a conclusion will be drawn.

The other three,

16.
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due to the complexity of their solutions and the value of the results,
will not be optimized.

Instead, a more valuable aspect of design will

be discussed in Chapter V.
Case 1

The first case follows.

Q1 saturated, Q2 saturated V > (V 2 - VT)'

Let

(Vout - V)

>

(v 2 - vT 2 )

= v2 and (v 1

(Vl - V - VT)
-

v11 ) = v1

IQI = IQ 2 , I = -{S/2) (VG - VT) 2
ISl = -(8 1/2) (V 1 - V)

182 = -(B2/2) {V2)
(8 1/2) (v 1 - v) 2

2

2

= {8 2/2)

(v 2 ) 2

Bl (V 12 - 2V 1 V + V2) = 82 V22
Let

Under this r·equircment for V, both MOSFETS will be in saturni!.m.

output voltage: .:As a runction of time as given by botl: die>
r~iOS FET

ivi-'

Tn1~

::n< bottom

is :~

17.
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or time is given by:
t

v

= out
(3

c

18.

'V 2

2 2

The time will be fastest when V is as small as possible.

Therefore, V

is found as a function of X andY.

v = v2 (x -

rn

Minimum when X =
In the other case when V = v2 (X +

~)

~

the only minimum solution is to

make one or both the gate voltages equal to zero. This solution prevents
any discharge of the voltage output at all and is clearly not a practical
solution.
Therefore, in the saturated - saturated case, minimum discharge time
should take place when X = /'Y.

The results of laboratory investigation

show that the maximum speed of discharge is obtained for most cases under
the fo 11 OW'i ng condi t ions ,

The exact solutions for the optimization of the other three cases would
certainly be interesting but at this point not worth the effort.

Each

case puts severe restrictions on the voltage levels within a circuit
which cannot be strictly followed due to stray capacitive coupling.

Also,

the results of such an investigation and design cannot be monitored within
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an actual circuit for three important reasons:
1.

Circuitsize

2.

Only metallized points may be probed

3.

Capacitance associated with probe apparatus
can be as much as 100 times more than internal
node capacitance.

Therefore, only under laboratory breadboard test conditions can the situation be approximated.

Under these conditions the above result relating

input gate voltages and MOSFET sizes was determined.

This result will

After determination of MOSFET

be used in all following design examples.

sizes, the design concludes with a thorough analysis of capacitive effects
of the actual circuit layout.
Uetermina~ion _9_f_Q_~vice

Size Example

2

¢2--1

-. I
}
r -c
v
n-·--l,_lQ 31
_L

..

4

i

l

¢1

Figure 18
4¢ Inverter

cl

39

The operation of the inverter in Figure 18 has been previously described.
MOSFET Ql charges c1 during

¢1

time.

This time is predetermined by the

desired rate of operation which will here be assumed to be 5 MHz.
makes ¢1

50 nsec and ¢2 100 nsec.

This

MOSFET Ql is a saturated device and

will charge c2 according to equation (6).

V1 t/T
V

=2

6.

+ t/T

The maximum voltage obtainable, v1 , is v¢ 1 - VT. To charge to the maximum
v1 takes theoretically an infinite amount of time. Since the charge time
doubles from 80% to 90% of the maximum voltage, it will be ·desirable to
only charge to 80% of the maximum voltage.
Assume V¢l = -27V, VTl =-7V, therefore v1
(80%) (v 1)

= -20V

= -16V

Equation 11 gives equation 6 solved for S
19.

c1 will be assumed to be 0.25 pf. Solving forB

S

= 2Xl0- 6 mho/v

c1 will discharge during ¢2
after ¢1 turns off. The discharge time for c1 is given by equation 15
Next assume a 1' level Vin signal.
1
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for one MOSFET.
t

= 2C V + 2.94C
D S(V - V )2 S(+VG - VT)
G
G

20.

To expand this equation to cover more than one MOSFET in series, a summation is used.
N

21.

to = L.:

i =1

For two MOSFETS as in our case
22.

This equation now simulates the time in the saturated region plus the
time spent in the non-linear triode region by two MOSFETS in series having
a combined resistance.

The equation has been laboratory tested and found

to agree almost exactly with calculated values when two MOSFETS are used.
When more than two MOSFETS are used, the calculated time gradually becomes
greater than the measured time for discharge.

In this instance, six MOSFFTS

in series discharged 10% faster than the time calculated
using discre:tr-; :n:llf'Onents, the !3 for ectch device must

for

l-li>'~~·

{)lfiTI.

be r::~(lsu:·zri

at

approximate op2rating conditions of the circuit, and th0se Villucs are

t.h~
us~~

in the equation.
lhe following voltage levels are the maximum values that may be ob-

tained under steady state conditions:
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The following example illustrates the discharge of c1 during ¢2
using equation 22:
Initial conditions and assumptions
t0

= 50

c

= 0.25 pf

vc 1

= -16

nsec
vout = -16 volts

+ 6.5

= -9.5

volts

VTl = -7.0 volts }1
vT 2
VT 3

= -6.5
= -5.0

volts
volts

VGl = v¢ 2 = -16 volts
VG 2

= Vin = -16

volts

~v 1

=-6.5 volts

~ v2

• 0 val ts

Solving equation 22,
(.25Xl0- 12 )
{16-6.5)
SOXl0-9 = .:J.J3X10

-12

+ .077Xl0-

+ l/S

( .25Xl0 -12)
3 (16-6.5)

2.94

12

133

B2

Solving these two equations for B3 in terms of

s2,

Due to the incremental sizes in which MOSFETS must be made, the final
of MOSFET 2 will be the same as MOSFET 3, so let s2
easily solved either way.
13 2

= 3.8

X 10- 6 mhos/volt

= s3 ..

siz~

The equation is
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The S's for the load and the inverters have now been determined.

s1

= 2.0Xl0- 6 mhos/volt

s2

=

s3 = 3.8Xl0- 6

mhos/volt

The actual size of the device is related to 6 by

w- B
[- B'' s·

=

tox
E:oxlJp
0

tox

lJP

-

1000A

35.4XlO-l 4 f/cm

=

Eox

=

2
140 em /volt-sec at l00°C

B'

=

5Xl0 -6 mhos/volt

(~L)

=

2.0/5.0

= 0.4

1

(~L)

. 2,3

= 3.8/5.0 ~ 0.8

The physically smallest size MOSFET possible to build

h~s

a W/l

ratio of

it exceeds the calculated requirements.

The values just given describe

a normal inter·nal 1nverter or one-half shift register bit.
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Chapter V
Effects of Capacitance on Circuit Operation
Earlier in Chapter Ill a short discuss ion was given on the effects of
stray capacita nce with and without the benefit of overlapping clocks. It
was shown that a logic one level can be degraded due to charge sharing
between the capacit ors in an inverte r. The overall problem of retainin g
the proper voltage levels in a circuit is a very complex one involvin g
all possibl e stray capacita nce in a circuit .

The capacita nce itself

changes magnitude with voltage levels either as a reverse biased p-n
junction or as the length of the channel to pinch-o ff when conside ring
thin oxide capacita nce to ground over a gate region.

These effects will

now be studied in more detail by use of two differe nt shift registe r bit
layouts .
Bit Layout I
In the c.:o,se of a shift register ' with two interna lly generate d phases,

a major problem is charging and discharg ing the phases in a short enough

time to prevent other major problems.
configu ration is tried.

For this reason,

th~

following bit

The schematic is given in Figure i9 and the bit

layout is given in Figure 21.

discharg e sh.;u!c

De

on

the V. 1 i ne.
1n

on the ¢2 and the ¢4 generat ors.

an

This fact

CT represe nts the total capacita nce of

the gates and lines of either ¢2 or ¢4.

Since this may be a conside r-

able amount relative to the small capacita nce on the gate of the input,
¢2 and ¢4 are constra ined to the bottom MOSFET where the voltage s may be
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less and yet still produce good switching; times.

This allows the use of

smalle r MOSFETS in the phase generators tnan would be possib le otherwise.
The operat ion of the bit will now be analyzed for failure modes.

A

Figure 19

8

4¢ Bit

¢ Generator

Use the first invert er and its associ ated capacitance in conjunction
with the phase genera tor ¢2. The effect of the phase genera tor will be on
a per invert er basis.
1
¢1

~j

l
--i r---

~~Q2

¢2

...

_:

J-J..c l
--=-

c6

1

Figure 20
¢2 Generator Driving
Invert er Bit I

c,
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c===J
.----1
1

•

L---'

v

v.1n

out

First Oxide Removal
Second Oxide Remova 1

~ Third Oxide Removal

c===J Aluminum
¢2

Seale = 500X

F1 gure 21
4~

Bit Layout I
Shift Register Pit

Pattern
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c1 = (.032 pf/mil 2)(2.55 mil 2) = .0815 pf
C2

= (.3X.4

mil 2) X .2 pf/mil 2

= .024

pf

The thin oxide capacitance from gate to source includes only the overlap capacitance since the source is at a 1 level voltage.
mil 2)(.05)

c4 = (.96
C5

= (3.0X.4)

C6

=

= .04

X .02 pf/mil 2

pf

= .024

(.45 X .4 mil 2)(.2 pf/mil 2)

pf

= .036 pf

This capacitance includes both the overlap and 2/3 of the gate thin
oxide capacitance since ¢1 will be ground and is on the source side of

Q3 at the period to be investigated.
Operation:
First assume proper operation with
between

dE~gradation

of ¢2 due to coupling

c5 and c6.
Vin (initial) = vout (initial)

Vout charges to -20V during

~1,

and ¢2 charges to -20V during ¢1.

When

¢1 turns off there will be a +27V signal coupled from the gate to the
source of Q1 through c2 and from the gate of Q3 to the source of Q3
through C6 . lhe Ci:tpaci tances C6 and C5 form a capaci ti VC diVider for the
signal on ¢2.
. . t. l ) C5 _ -20 ( . 024) _ 8 OV
¢2 ( fina 1) = ¢ 2 ( lnl la C5+C6 - ~060
- - .
With -8 volts on the gate of Q3 the transistor will still be on and capacitor c4 will discharge to ground, thus leaving the rest of the overlap
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capacitance c7 in parallel with c6 . The output is now,

~2 (final) = ~2 (initial) C~~Cfi - ~2 (initia~ c~~C 7

= -8.0 + 20(.028)
.052

= +2.8

volts

This analysis shows that there would be a positive voltage on the gate
which depends on the MOSFET being turned on.

Therefore, the voltage on

the gate would stabilize at a level just below turn-off for the MOSFET.
This leaves the same voltage across c4.
the

1

Since ¢2 is never on after

~1,

1 1 level of the output can never go to zero thus rendering the cir-

cuit inoperable.
This type of circuit configuration also contains other problems.
Suppose that four external phases were supplied to the circuit thus solving
the previous problem.
sidered.

The degradation of the output signal is now con-

The output level is coupled back to

~1

through C,>.
I.

When

~1

goes

off a +27 volt signal is coupled from c2 to c1 .
Vout (final)

=

Vin

Cl~C2

= - 20

:~~~~ = -15.4V

Now the input to Q2 will always precharge during the transfer of data from
the previous inverter during time.
1

This turns on Q2 and allows the data

1 I level to further degrade by charge sharing between cl and c4'

An empirical formula for the p-n junction capacitance is given by,
.08A
f
a
p
lf.6+VR
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where Cpn is capacitance in picofarads, A is the area of the junction in
square mils, and VR is the reverse bias voltage of the junction.
The equations for capacitances c1 and c4 will be used to find the
final steady state voltage.
Areas

A1

= 2.55 mil 2

__ .OBA 1
pf
l ;t.6+V

.OBA4

c

c4

=

~.s+v

pf

= (l 5 · 4)(.0SX 2· 55 ) = 1.25Xlo- 12 Coulomb
3j'-"':::"~:-"':""

7.6+15.4
.08A 1
V( fi na 1 )

V(final)

3

1.6+Vf

.08A 4
+

3

l.6+Vf

= Cl V ( i ni ti al)

= 11 volts satisfies this equation. Therefore, Vin = -llV. This

is a total degradation of 9 volts from the maximum possible.

Even if the

internal phase generators were made to work, the circuit is still only on
the edge of operation.

One of the major reasons for this type of circuit

configuration was to keep Vout at a maximum level.

Since this was not

the case, the inverted configuration will now be analyzed.
Bit Layout II
The schematic is given in Figure 22 and the layout is given in
Figure 23.
Figure 22
¢2 Generator Driving
Bit II Inverter
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0

First Oxide Removal
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__ _J Second Oxide Removal
L
~Third Oxide Removal
1 Aluminum
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Scale

Figure 23
Bit Layout II

= SOOX

Pattern

-
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c6 involves only the change in the length of the channel to pinch off
under the conditions of ~1 on, ~1 off of device Q3.
The output is degraded by ~3 turning off coupling a positive 27 volt
signal through c6 of the next inverter and also by ¢1 turning off coupling
a +27 signal through c2 •
27 C2 _
27(.024)
20
Vinf = - + Cl+C2 - - 20 + .0763+.024
CS
Vinf = -13 • 7 + 27
C6+Cl

= -lJ. 7V

(.00S) = -11 •7V
= -13 . 7 + 27.0823

turn off through c2 and c3 and also by the overlap within the phase generator itself •

¢2 may be degraded by ¢1

. 3pf = overlap C in phase generator and crossovers
3.7pf =Total ¢2 capacitance.
For the discharge through c2 , c7 and c5 the following equivalent is used .
•024pf .018pf .047pf

0~

ell
2

ell
7

c 1~--1
5

-

Figure 24 Capacitance Model of Figure 23

¢2

= -18+4.7 = -13.3V

This configuration stabilized at voltages of

v¢ 2

= -13.3V and

Vou t = -11.7V. These are still in the proper order and will enable the
circuit to operate. For improved circuit performance, however, the eff~cts
of the overlap capacitance must be lessened.

The two methods for improv-

ing performance are: (1) minimize overlap of the gate over the source,
(2) increase the output capacitance of each inverter.
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The first solution is the ideal way to go, but practically

decreas-

ing the overlap of the gate oxide over the diffusion also decreases the
yield per wafer due to alignment problems.
The second solution is the best from a practical production standpoint.

The diffusion between

t~e

source of the load transistor and the

drain of the second transistor may be increased to the point where the
effect of the overlap capacitance is reasonable and yet the output is not
too loaded to prevent a full charge and discharge.

These specifications

are determined by the application itself and can be worked out satisfactorily in most instances.

Note that this solution has two major drawbacks.

The first is that the potential operating speed of the circuit has been
slowed down, and the second is that the circuit size may be increased by
one-third to one-half.
Circuits involving the two bit-layouts described have been built by
Texas Instruments, Inc. of Dallas, Texas.

They exhibited characteristics

of operation like the calculations show. A third circuit has been developed
incorporating the solutions mentioned above and has excellent operating
characteristics.

It is currently being marketed under the Texas Instruments

product number TMS 7D 3300 LA.
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Chapter VI
Summary and Conclusions
The first five chapters of this thesis have dealt with the basic background of MOS device construction and

operation~

the equations and parame-

ters describing the operation, and the methods by which this background
can be used in designing a MOSFET digital integrated circuit, especially
in the area of
toward

4~

4~

logic design.

The background presented, although directed

design is general and may be used with any type of design in the

charge and discharge of capacitive loads through MOS devices.
Much of the material was presented in a very general manner either
because the inclusion of any more depth would have deterred from the attainment of the

4~

objective or because the material may be easily found in one

of the references cited.

The discussion was intended to be of a practical

nature yet reveal state-of-the-art developments in MOS circuit design.
It must be realized that any design or any attempt at optimization of
a design depends very strongly on the actual photo-processing of the circuit itself.

All processes, though similar, will yield different constants

for the equations used in this paper.

Therefore, the processing parameters

must be well known to give the designer margins within which successful
circuits may be realized.
For good designs, one must know both the essential processing parameters and also the transient circuit theory as presented in this paper.
Much work remains to be done in the area of theoretical circuit
theory.

The optimization of device size with respect to the input gate

voltages can be expanded at length to show mathematically a result similar
to the empirical result determined in this paper.
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Another area to be expanded is the derivation of the exact equations
of capacitive discharge through two or more MOSFETS in series.

Exactly

what occurs during the discharge is obscured by the changing states of
the MOSFETS in series.

The results of laboratory tests of various combina-

tions of MOSFETS and voltages have been shown in this thesis, but they have
not been characterized mathematically.
With the results of this type of analysis computerized design of a
more exact nature could be formulated to handle much of the determination
of MOSFET sizes.

MOS digital logic integrated circuits lend themselves

better to complete computerized design than any type of circuitry.

The

concept of automated layout is now a reality, and with the advent of
complete characterizati on of design equations, computerized design from
start to finish might soon become a reality.
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